![]() |
|||
|
Investor
Relations Contact: SNAPP Technologies Corporation "In The News"... SNAPP Technologies Corporation licenses new microprocessor technology from The George Washington University Washington, DC. September 29, 2005 … Grid computing marketer SNAPP Technologies Corporation (STC) announced today that it has licensed the REBUS project, a combinatorial system architecture that will increase the speed of processing for general applications, from The George Washington University (GW). GW has licensed all of its patents surrounding the REBUS project (both combinatorial processing and routing) to STC for commercialization into its product line and offering. Andrew Polcha, CEO SNAPP Technologies Corporation noted, “The REBUS project, under the new label of the SNAPP (Shared Network Acceleration Parallel Processing) System Architecture, is an incredible advancement to our product offering and competitive advantage within the GRID space. Straightforward parallel computation has its own issues. The biggest of these issues is that all software should be modified in a way so it could benefit from GRID/parallel environments. The wonderful characteristic about this technology is that infinite scalability can be applied without change to application code. No solution can offer a dynamic increase in computational horsepower and include legacy software applications.” The SNAPP Processor is a solid piece of a new family of EPIC (Explicit Parallel Instruction Computer) devices. In contrast to conventional processors EPIC devices do not do real time guessing, the program for them has to be previously analyzed and prepared for smooth parallel execution. Exclusively, the SNAPP processor allows for a straightforward and effective program partitioning in accordance with its structural interconnections. In extent to that advantage, SNAPP processor uses multiple memory blocks for further performance increase. This makes SNAPP not merely a processor, but new computer architecture, where, at the machine level, MANY WORK AS ONE. Simon Berkovich, a professor of engineering and applied science in GW’s Department of Computer Science, who led the innovation of the new architecture stated, “The SNAPP System Architecture is a new construction approach aimed to address the challenges that face the modern microprocessor industry. The SNAPP Processor presents a combinatorial design with powerful and versatile operative facilities, which are very attractive for use in a broad variety of applications.” The principles used in building such a processor are employed for a multicast router design. Different from a typical ATM structure, which is “point to point”, the SNAPP Router is a new architecture for packet routing/sending. Like the processor, which joggles the code, the SNAPP Routing Core does to information streams. Based also on its combinatorial architecture, STC is offering infinite, low cost, scalability to the Internet/network device market. It is STC's hope that a multicast router is a tool for telecoms to fight back cable TV companies. While IP over TV cable hurts telecoms, they could start Internet-TV broadcasts. To make them technically feasible and commercially justified they need a means to have only one data stream out of a IP Broadcast Station. Most current implementations of Internet-TV have a data stream for every spectator. STC is offering both processor and routing firmware cores for FPGA(s) offering a cost effective, scalable computational feature for PLDs and multicast features for internet/network routers.
About SNAPP Technologies Corporation: SNAPP Technologies Corporation is a private firmware solutions and software company that offers a scalable grid processing architecture which provides instruction-level computational parallelism. The STC grid architecture does not rely on task-level parallel processing and is a best-in-class grid computing product that accelerates any software application including applications that are sequential in design. STC's unique grid architecture and products will enable customers to scale the performance of processing intensive software applications within mobile/medical devices without change to any application code. Please see www.gridprocessor.com About The George Washington University: Located four blocks from the White House, The George Washington University was created by an Act of Congress in 1821. Today, GW is the largest institution of higher education in the nation’s capital. The University offers comprehensive programs of undergraduate and graduate liberal arts study as well as degree programs in medicine, law, engineering, education, business, and international affairs. Each year, GW enrolls a diverse population of undergraduate, graduate, and professional students from all 50 states, the District of Columbia, and more than 120 countries.
Contact: For SNAPP Technologies Corporation Robert Schechter 212-499-6809 For The George Washington University Matt Lindsay 202-994-1423 mlindsay@gwu.edu
|
|||
| 2008 WWW.GRIDPROCESSOR.COM | |||